

09/07/00
USPTO

09/11/00

8K387384735v3
917100

CERTIFICATE OF MAILING BY "EXPRESS MAIL" UNDER 37 CFR § 1.10

"Express Mail" mailing label number _____

Date of Mailing _____

I hereby certify that the documents indicated below are being deposited with the United States Postal Service under 37 CFR 1.10 on the date indicated above and are addressed to Box Patent Application, Assistant Commissioner for Patents, Washington, D.C. 20231, and mailed on the above Date of Mailing with the above "Express Mail" mailing label number _____

(Typed or printed name of person mailing paper or fee) _____ SIGNATURE of person mailing paper or fee _____

jc816 U.S. POSTAL SERVICE
09/07/00

jc816 U.S. POSTAL SERVICE
09/07/00

BOX PATENT APPLICATION
ASSISTANT COMMISSIONER FOR PATENTS
WASHINGTON, D. C. 20231

DOCKET NUMBER: AUS9-1999-0305-US

Sir:

Transmitted herewith for filing is the Patent Application of:

Inventors: Randal C. Swanberg et al.

For: STACKED MEMORY PROTECTION

Enclosed are:

Patent Specification and Declaration

5 sheets of drawing(s)

An assignment of the invention to International Business Machines Corporation (includes Recordation Form Cover Sheet).

A certified copy of a application.

An associate power of attorney

Information Disclosure Statement Certificate

The filing fee has been calculated as shown below:

| For | Number Filed | Number Extra | Rate | Fee |
|--|--------------|--------------|---------|--|
| Basic Fee | | | | \$ 690.00 |
| Total Claims | 36 - 20 | 16 | x 18 = | \$ 288.00 |
| Indep. Claims | 4 - 3 | 1 | x 78 = | \$ 78.00 |
| <input type="checkbox"/> MULTIPLE DEPENDENT CLAIM(S) PRESENTED | | | + 260 = | \$ - 0 - |
| | | | | TOTAL \$ 1134.00 |
| <input checked="" type="checkbox"/> Please charge my Deposit Account No. 09-0447 in the amount of \$1134.00 | | | | 1056 |
| <input checked="" type="checkbox"/> The Assistant Commissioner is hereby authorized to charge payment of the following fees associated with this communication or credit any overpayment to Deposit Account No. 09-0447. A duplicate copy of this sheet is enclosed. | | | | A duplicate copy of this sheet is enclosed. 1056 |

Any additional filing fees required under 37 CFR §1.16

Any patent application processing fees under 37 CFR §1.17

Respectfully submitted,

By: Casimer K. Schly

Voicemail Casimer K. Schly
Registration No. 39,962 28,905
IBM Corporation
Intellectual Property Law Dept.
Internal Zip 9444
11400 Burnet Road
Austin, Texas 78758
Telephone: (512) 823-1005 0092

STACK MEMORY PROTECTION

TECHNICAL FIELD

The present invention relates in general to managing stacks within a computer system, in particular managing memory used for program stacks and processor stacks.

5

BACKGROUND INFORMATION

Computer systems use stacks which may be registers or memory blocks where data is stored and retrieved in a particular fashion (e.g., last in first out or first in first out). The operating system (OS) within the computer system may manage numerous stacks, interrupt stacks, kernel stacks, thread stacks, user stacks, etc. Some stacks in a computer system are fixed in hardware (e.g., fixed register stacks) and others are merely memory allocations (stack memory) wherein a block of memory is defined as a stack whose size and the location may be variable. A fixed register stack is easier to manage since the size is known and simple techniques of adding and subtracting entries from a counter give an indication of the availability of locations within the register stack for storing data. When a stack may be variable in size and location then, it may prove difficult to manage the stack memory along with other necessary memory allocation management without wasting (by blocking access) memory space.

15

Some computer architectures (e.g., Intel IA64) have begun to use multiple variable stacks per execution context compounding the problem of managing the variable stacks within the other memory management requirements. Within stack memory (memory designated by the operating system only for stack use) there have traditionally been two types of stacks, a "program stack" and a "processor stack" (e.g., an IA64 register stack). The program stack is the "traditional" run-time stack where the program saves/restores hardware register data. The processor stack is a new additional run-time stack required by some computer architectures (e.g., IA64) so the processor can save/restore hardware register data, however these stacks may be transparent to a compiler or a programmer. The operating system (OS) maintains tables of available memory for the processor to use as a processor stack. The main difference between the program stack and the processor stack is that the program stack is used by the compiler for procedural local data and the processor stack is used by the processor for stacked register data (essentially making the registers a cache of recently used, current context registers) and may be transparent to a programmer (e.g., in IA64).

One of the classic issues in managing stack memory is how to protect against a stack over run or under run. Traditionally, protection against an over run or an under run has been solved by allocating "red zones" or protected pages in memory. These protected pages were set up to cause a fault when an over run or under run occurs. The problem (which may be compounded with multiple variable stacks per execution context) in some computer architectures (e.g., IA64) is that pages are

wasted in the requirement to set up the "red zones" or protected pages for every stack in the system. Also of concern is the fact that "red zones" do not always work, for example, a stack pointer may be decremented an amount greater than a "page size" and effectively skip over the protected page or "red zone". Likewise, the future use of multiple variable stacks per execution context (e.g., IA64) may create stacks that are potentially transparent to the compiler or programmer. Of particular concern are operations within these variable program stacks where information is corrupted without a corresponding error condition being signaled so that error correction techniques would enable recovery.

There is therefore a need for a system and method for managing stack memory that prevents stack corruption without there being appropriate recovery in place.

SUMMARY OF THE INVENTION

A new form of memory protection classification is implemented specific for "stack memory". This memory protection classification is implemented in a central processor (CPU) which is supported by a compiler and an operating system. The CPU, in creating the protection classification, generates a page table entry attribute wherein each page of a stack is mapped with the page table entry attribute. Compilers supporting the page table entry attribute would generate specific forms of load/store instructions when saving or restoring to/from program stacks. These new "stack" memory load/store instruction forms would result in the memory references requiring "stack memory protection" to succeed (assures that the stack memory load or store is executable) or a fault is raised. For all stack uses where stacks may be transparent to the compiler or the programmer, the references are generated internally by the CPU such that stack memory attributes are set for the processor stack. The stack memory protection results in both errant normal loads and stores to stack memory and errant stack memory loads and stores to non-stack memory causing faults. Multiple stack memory attributes are generated which differentiate memory into three dynamic regions. Assigning stack memory with a program stack attribute or a processor stack attribute leaves all remaining memory not so designated free for normal loads and stores. Flagging of error conditions if load/stores are attempted into unauthorized regions enables stack memory protection without wasting valuable memory space with variable protected pages where error detection may be unreliable. Protected

00000000000000000000000000000000
10
15
20

pages that have to be speculatively set-up and managed by the operating system are no longer required.

The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter which form the subject of the claims of the invention.

09057420000000000000000000000000

BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:

5 FIG. 1 is a block diagram of CPU hardware circuits used in embodiments of the present invention;

10 FIG. 2 is a flow diagram of method steps used in embodiments of the present invention;

15 FIG. 3 is a block diagram of a data processing system which comprises a CPU which has an architecture, compiler and an operating system which may use embodiments of the present invention;

20 FIG. 4A and FIG. 4B are block diagrams of some prior art program stacks employing protected pages; and

FIG. 5 is a block diagram of memory employing embodiments of the present invention.

DETAILED DESCRIPTION

In the following description, numerous specific details are set forth such as specific word or byte lengths, etc. to provide a thorough understanding of the present invention. However, it will be obvious to those skilled in the art that the present invention may be practiced without such specific details. In other instances, well-known circuits have been shown in block diagram form in order not to obscure the present invention in unnecessary detail. For the most part, details concerning timing considerations and the like may have been omitted in as much as such details are not necessary to obtain a complete understanding of the present invention and are within the skills of persons of ordinary skill in the relevant art.

Refer now to the drawings wherein depicted elements are not necessarily shown to scale and wherein like or similar elements are designated by the same reference numeral through the several views.

FIGS. 4A and 4B illustrate a prior art memory block 401 designated by an operating system (OS) as stack memory for use as program stacks or processor stacks. Memory block 401 is shown with two different allocations made by the OS before executing a program. In FIG. 4A, memory block 401 is allocated as 50% for program stacks 402 and 50% for processor stacks 403. The OS decides before running a program how memory block 401 is to be allocated to program stacks 402 and processor stacks 403. The OS has two ways in which to assign individual stacks in their respective areas. The OS may start by first assigning program stacks 402 to the

higher memory addresses 405 and the processor stacks 403 to the lower addresses 406. As the space in memory block 401 is dynamically assigned, the regions defined by higher addresses 405 and lower addresses 406 "grow" toward each other. To prevent program stacks or processor stacks from over running, a "red zone" or 5 protected page 407 would have to be placed between the program stack 402 area and the processor stack 403 area. In FIG. 4B, the OS has allocated 25% of the memory block 401 to program stacks 402 and 75% to processor stacks 403. In FIG. 4B, the OS assigns the starting addresses so the two stack regions (405 and 406) "grow" apart. In this case two different protected pages 408 and 409 are placed at the memory block bounds (lower and upper). If an access is attempted to a protected page, an error would be indicated. However, there are cases where decrementing a pointer may skip 10 over a protected page (e.g., 407 in FIG. 4A) and an errant write or read may occur in unprotected memory space without a fault indication that a program stack is being written in a processor stack region.

FIG. 1 is a block diagram of load/store hardware 100 within a CPU (see CPU 310 in FIG.3) used in embodiments of the present invention. Instructions 103 are sent to a load/store unit 101. Decoding load/store instructions will generate a load/store 15 operation 104 which determines whether data is to be written into or read from memory 108. Translation hardware 111 looks up a corresponding virtual address (translation 112) in memory page attribute table 105 to determine if a memory stack attribute 109 is present in the memory block (not shown) being accessed. Address bus 106 sends the actual physical addresses to the memory 108 for the accessed 20

memory block. In embodiments of the present invention, the load/store unit 101 may receive different types of load/store instructions. If the operation is a store to stack memory (within memory 108), then the OS of the CPU 310 generates a stack memory attribute 109 which is associated with the memory block used to store data 102 via data bus 107. In a subsequent stack memory load, the CPU 310 will determine if the memory address requested is associated with the stack memory attribute 109. If the required stack memory attribute 109 is present, then the load is allowed to proceed. If the required stack memory attribute 109 is not present an error is flagged in error trap 110.

FIG. 5 illustrates a block of memory 500 utilizing embodiments of the present invention. AProg 507 illustrates a stack memory attribute associated with program stack 504. Program stack 504 is a block of memory defined with stack memory load and store instructions and a stack memory attribute (AProg 507) identifying the stack memory as a program stack. AProc 508 illustrates a stack memory attribute associated with processor stack 506. Normal memory blocks (e.g., 501, 502, 503 and 505) do not have a stack memory attribute (e.g., AProg 507 or AProc 508) and are only useable for normal loads and stores. Likewise, memory stack blocks 504 and 506 are only useable for stack memory loads and stores. In particular, memory stack block 504 has a program stack attribute (AProg 507) and is useable only for program stacks, and memory stack block 506 has a processor stack attribute (AProc 508) and is useable only for processor stacks.

5 FIG. 5 illustrates that managing stack memory, using embodiments of the present invention, does not require any "red zones" or protected pages. The OS of the CPU 310 associates a stack memory attribute in a page table (not shown) with each block of memory accessed using a stack memory load/store instruction. The OS no longer has to make an estimate of how it is going to allocate a portion of memory designated as program stack. Rather, stack memory attributes are associated with memory used as stacks (program or processor stacks) on an "as needed" basis thus saving memory space. It should be noted that other stack memory attributes or memory attributes may be defined from managing different types of loads and stores to memory and still be within the scope of the present invention.

10

15 FIG. 2 is a flow diagram 200 of method steps used in embodiments of the present invention. In step 201, a load/store instruction is decoded in an execution unit. In step 202, the instruction is tested to determine if the instruction is a normal load/store instruction. If the result in step 202 is YES, then a branch to step 214 is executed to determine if the memory page addressed has a stack memory attribute. If the result of the test in step 214 is YES, then an error is flagged in step 215 and a return to step 201 is executed. If the result of the test in step 214 is NO, then in step 218 a normal load/store is executed and a return to the execution unit is executed in step 216. If the result of the test in step 202 is NO, then a branch to step 203 is executed. In step 203 a test is executed to determine whether the memory stack instruction is a stack memory load. If the result in test 203 is NO, then a test is executed in step 220 to determine if the memory page exists. If the result of the test

20

in step 220 is NO, then in step 210 the memory page attribute is stored designating the memory block as stack memory. In step 209, the data is stored in the memory block and a return to step 201 is executed in step 217. If the result in step 220 is YES, then a branch is executed to step 211 to determine if the memory page has the required stack memory attribute. If the result of the test in step 211 is YES, then in step 212 the data is stored in the memory block and in step 213 a return is executed to step 201. If the result of the test in step 211 is NO, then an error is flagged in step 219 along with a return to step. If the result of the test in step 203 is YES, then a test is done in step 204 to determine if the memory page being requested has a stack memory attribute. If the result of the test in step 204 is YES, then data is read using stack protocol in step 208. If the result of the test in step 204 is NO, then access to the memory block is prevented in step 205 and a return to step 201 is executed in step 206.

Referring to FIG. 3, an example is shown of a data processing system 300 which may use embodiments of the present invention. The system has a central processing unit (CPU) 310, which is coupled to various other components by system bus 312. Read-Only Memory ("ROM") 316 is coupled to the system bus 312 and includes a basic input/output system ("BIOS") that controls certain basic functions of the data processing system 300. Random Access Memory ("RAM") 314, I/O adapter 318, and communications adapter 334 are also coupled to the system bus 312. I/O adapter 318 may be a small computer system interface ("SCSI") adapter that communicates with a disk storage device 320 or tape storage device 340. A

communications adapter 334 may also interconnect bus 312 with an outside network 341 enabling the data processing system 300 to communicate with other systems.

Input/Output devices are also connected to system bus 312 via user interface adapter 322 and display adapter 336. Keyboard 324, trackball 332, mouse 326, and speaker 328 are all interconnected to bus 312 via user interface adapter 322.

Display 338 is connected to system bus 312 via display adapter 336. In this manner, a user is capable of inputting to the system through the keyboard 324, trackball 332, or mouse 326, and receiving output from the system via speaker 328 and display 338.

CPU 310 may execute software programs under an operation system using stack memory load/store instructions according to embodiments of the present invention where stack memory attributes are assigned in a page table. These stack memory attributes (e.g., processor or program) allow memory blocks to be designated for use as specific types of stacks on an as needed basis. Using embodiments of the present invention, an operating system running on CPU 310 would no longer have to speculatively allocate memory as stack memory saving memory space and improving stack memory protection.

WHAT IS CLAIMED IS:

1 1. A method for stack memory protection comprising the steps of:

2 generating new memory page attributes for a page table used to
3 manage memory, each of said new memory page attributes identifying
4 a block of memory as a new class of memory, each of said new
5 memory page attributes generated by a corresponding new load/store
6 instruction;

7 assigning, by an operating system or a processor, a selected one of said
8 new memory page attributes to a selected block of memory, said
9 selected block of memory used as a new class of memory
10 corresponding to said selected new memory page attribute;

11 blocking normal load /stores to a memory block having one of said
12 new memory page attributes; and

13 blocking a first new load/store to a memory block with one of said new
14 memory page attributes not corresponding to said first new load/store

1 2. The method of claim 1, wherein said new classes of memory comprise stack
2 memory.

1 3. The method in claim 2, wherein a first error condition is generated whenever
2 normal load/stores are attempted to stack memory having a first or a second stack
3 memory attribute.

1 4. The method in claim 2, wherein a second error condition is generated
2 whenever said stack memory load/stores are attempted to memory not having said
3 stack memory attribute.

1 5. The method in claim 2, wherein a third error condition is generated whenever
2 a stack memory load/store for a first memory stack is attempted to a second memory
3 stack, said third error condition also generated if a stack memory load/store for said
4 second memory stack is attempted to said first memory stack.

1 6. The method of claim 2, wherein said stack memory load/store
2 instructions are executed on a CPU comprising an IA64 architecture.

1 7. The method of claim 5, wherein said first memory stack is a processor stack,
2 said processor stack used by a processor to load and store hardware register contents

3 during program execution, said processor stacks transparent to a programmer or a
4 compiler.

1 8. The method of claim 7, wherein said processor stack is an IA64 register stack.

1 9. The method of claim 5, wherein said second memory stack is a program stack,
2 said program stack used by a programmer or a compiler in managing program flow.

1 10. A processor comprising stack memory protection circuitry, said processor
2 using blocks of memory as stack memory, said stack memory protection circuitry
3 comprising:

4 a stack memory attribute circuit, said stack memory attribute circuit
5 operable to generate memory attributes, said memory attributes
6 associated with each memory block designated as a memory stack;

7 a page table attribute storage circuit, said page table attribute circuit
8 operable to store and associate one of said stack memory attributes
9 with a block of memory designated as stack memory;

10 a stack memory allocation circuit, said stack memory allocation circuit
11 operable to identify a block of memory as a stack memory and
12 associate said memory block with one of said stack memory attributes,
13 said stack memory attributes stored in a memory page table; and

14 a stack memory instruction execution circuit, said stack memory
15 instruction execution circuit operable to decode load/store instructions
16 to memory blocks, said stack memory instruction execution circuit
17 granting stack memory load and stores to memory blocks having a

18 required stack memory attribute and not granting stack memory load
19 and stores to memory blocks not having said required stack memory
20 attribute.

1 11. The processor in claim 10, wherein a first error condition is generated
2 whenever normal load/stores are attempted to stack memory having a first or a second
3 stack memory attribute.

1 12. The processor in claim 10, wherein a second error condition is generated
2 whenever said stack memory load/stores are attempted to memory not having a stack
3 memory attribute.

1 13. The processor in claim 10, wherein a third error condition is generated
2 whenever a stack memory load/store for a first memory stack is attempted to a second
3 memory stack, said third error condition also generated if a stack memory load/store
4 for said second memory stack is attempted to said first memory stack.

1 14. The processor of claim 10, wherein said stack memory load and store
2 instructions are executed on a CPU comprises an IA64 architecture.

1 15. The processor of claim 13, wherein said first memory stack is a processor
2 stack, said processor stack used by a processor to load and store hardware register

3 contents during program execution, said processor stacks transparent to a programmer
4 or a compiler.

1 16. The processor of claim 13, wherein said second memory stack is a program
2 stack, said program stack used by a programmer or a compiler in managing program
3 flow.

1 17. A data processing system, comprising:

2 a central processing unit (CPU);
3 shared random access memory (RAM);
4 read only memory (ROM);
5 an I/O adapter; and
6 a bus system coupling said CPU to said ROM, said RAM said display
7 adapter, wherein said CPU, said CPU comprising stack memory
8 protection circuitry, said stack memory protection circuitry
9 comprising:

10 a stack memory attribute circuit, said stack memory attribute circuit
11 operable to generate memory attribute, said memory attribute
12 associated with each memory block designated as a memory stack;

13 a page table attribute storage circuit, said page table attribute circuit
14 operable to store and associate said stack memory attribute with a
15 block of memory designated as stack memory;

16 a stack memory allocation circuit, said stack memory allocation circuit

17 operable to identify a block of memory as a stack memory and
18 associate said memory block with a stack memory attribute, said stack
19 memory attribute stored in a memory page table; and

20 a stack memory instruction execution circuit, said stack memory
21 instruction execution circuit operable to decode load/store instructions
22 to memory blocks, said stack memory instruction execution circuit
23 granting stack memory load and stores to memory blocks having a
24 stack memory attribute and not granting stack memory load and stores
25 to memory blocks not having said stack memory attribute.

1 18. The data processing system in claim 17, wherein a first error condition is
2 generated whenever normal load/stores are attempted to stack memory having a first
3 or a second stack memory attribute.

1 19. The data processing system in claim 17, wherein a second error condition is
2 generated whenever said stack memory load/stores are attempted to memory not
3 having a stack memory attribute.

1 20. The data processing system in claim 17, wherein a third error condition is
2 generated whenever a stack memory load/store for a first memory stack is attempted

3 to a second memory stack, said third error condition also generated if a stack memory
4 load/store for said second memory stack is attempted to said first memory stack.

1 21. The data processing system of claim 17, wherein said stack memory load and
2 store instructions are executed on a CPU comprising an IA64 architecture.

1 22. The data processing system of claim 20, wherein said first memory stack is a
2 processor stack, said processor stack used by a processor to load and store hardware
3 register contents during program execution, said processor stacks transparent to a
4 programmer or a compiler.

1 23. The data processing system of claim 20, wherein said second memory stack is
2 a program stack, said program stack used by a programmer or a compiler in managing
3 program flow.

1 24. A computer program product embodied in a machine readable medium,
2 including an operating system and a compiler for a processor system, comprising; a
3 program of instructions for performing the program steps of.

4 generating new memory page attributes for a page table used to
5 manage memory, each of said new memory page attributes identifying
6 a block of memory as a new class of memory, each of said new
7 memory page attributes generated by a corresponding new load/store
8 instruction;

9 assigning, by an operating system or a processor, a selected one of said
10 new memory page attributes to a selected block of memory, said
11 selected block of memory used as a new class of memory
12 corresponding to said selected new memory page attribute;

13 blocking normal load /stores to a memory block having one of said
14 new memory page attributes; and

15 blocking a first new load/store to a memory block with one of said new
16 memory page attributes not corresponding to said first new load/store

1 25. The computer program product of claim 24, wherein said new classes of
2 memory comprise stack memory.

1 26. The computer program product in claim 25, wherein a first error condition is
2 generated whenever normal load/stores are attempted to stack memory having a first
3 or a second stack memory attribute.

1 27. The computer program product in claim 25, wherein a second error condition
2 is generated whenever said stack memory load/stores are attempted to memory not
3 having said stack memory attribute.

1 28. The computer program product in claim 25, wherein a third error condition is
2 generated whenever a stack memory load/store for a first memory stack is attempted
3 to a second memory stack, said third error condition also generated if a stack memory
4 load/store for said second memory stack is attempted to said first memory stack.

1 29. The computer program product of claim 25, wherein said stack memory
2 load/store instructions are executed on a CPU comprising an IA64 architecture.

1 30. The computer program product of claim 29, wherein said first memory stack is
2 a processor stack, said processor stack used by a processor to load and store hardware

3 register contents during program execution, said processor stacks transparent to a
4 programmer or a compiler.

1 31. The computer program product of claim 30, wherein said processor stack is an
2 IA64 register stack.

1 32. The computer program product of claim 28, wherein said second memory
2 stack is a program stack, said program stack used by a programmer or a compiler in
3 managing program flow.

00000000000000000000000000000000

1 33. A method of managing a memory device comprising the steps of:

2 partitioning said memory device into a plurality of memory spaces on
3 an as-needed basis; and

4 associating a memory attribute with each memory space; said memory
5 attribute determining a use of each of said memory spaces.

1 34. The method of claim 33, wherein a particular memory attribute has
2 corresponding load/store instruction.

1 35. The method of claim 34, wherein a load/store instruction associated with a
2 first memory attribute causes an error condition if attempted on a memory space with
3 a second memory attribute.

1 36. The method of claim 33, wherein each of said memory attributes are stored in
2 a memory page table, said memory page table used to manage said memory device.

STACK MEMORY PROTECTION

5 ABSTRACT OF THE DISCLOSURE

A method and system for memory page protection wherein new stack memory load/ store instructions are defined for memory management. A corresponding operating system and compiler utilize these new stack memory load/store instructions. Whenever it is desired to have a block of memory used as a stack memory, the stack memory load/store instructions are used. A stack memory attribute is stored in a page table associated with the block of memory. Memory blocks having a stack memory attribute may be read and written into using only stack memory load/store instructions. If a normal load/store is attempted to a memory block having a stack memory attribute a error condition is indicated. Likewise a stack memory load/store to a block of memory not have a stack memory attribute will cause a error condition. Stack memory load/stores meant for one type of stack memory (e.g., program stack attribute) will also cause a fault if the stack load/store is attempted to another type of stack memory (e.g., processor stack). Stack memory (processor stacks), transparent to a programmer writing code for a processor employing stack memory attributes, would have a processor stack attributes assigned by the processor or CPU. Using this method and system, stack memory may be assigned anywhere in memory without creating wasted protected pages or having data corrupted by stack memory overruns

or under runs. The operating system no longer needs to allocate specific space in memory as stack memory and likewise does not have to estimate how much memory will be needed for program stacks and processor stacks (e.g. IA64 register stacks).

:\ODMA\PCDOCS\AUSTIN_1\145942\1
1097-7047-P365US




FIG. 1





FIG. 2






FIG. 4A
PRIOR ART




FIG. 4B
PRIOR ART




FIG. 5

DECLARATION AND POWER OF ATTORNEY FOR
PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

STACK MEMORY PROTECTION

the specification of which (check one)

is attached hereto.

was filed on _____
 as Application Serial No. _____
 and was amended on _____

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to the patentability of this application in accordance with Title 37, Code of Federal Regulations, §1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s): Priority Claimed

| | | | | |
|--|---|--|------------------------------|-----------------------------|
| <hr style="border: 0.5px solid black; margin-bottom: 2px;"/> (Number) | <hr style="border: 0.5px solid black; margin-bottom: 2px;"/> (Country) | <hr style="border: 0.5px solid black; margin-bottom: 2px;"/> (Day/Month/Year) | <input type="checkbox"/> Yes | <input type="checkbox"/> No |
|--|---|--|------------------------------|-----------------------------|

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose information material to the patentability of this application as defined in Title 37, Code of Federal Regulations, §1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

| (Application Serial #) | (Filing Date) | (Status) |
|------------------------|---------------|----------|
|------------------------|---------------|----------|

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.


POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

John W. Henderson, Jr., Reg. No. 26,907; James H. Barksdale, Jr., Reg. No. 24,091; Thomas E. Tyson, Reg. No. 28,543; Robert M. Carwell, Reg. No. 28,499; Jeffrey S. LaBaw, Reg. No. 31,633; Douglas H. Lefeve, Reg. No. 26,193; Casimer K. Salys, Reg. No. 28,900; David A. Mims, Jr., Reg. No. 32,708; Mark E. McBurney, Reg. No. 33,114; Anthony V. S. England, Reg. No. 35,129; Volel Emile, Reg. No. 39,969; Christopher A. Hughes, Reg. No. 26,914; Edward A. Pennington, Reg. No. 32,588; John E. Hoel, Reg. No. 26,279; Joseph C. Redmond, Jr., Reg. No. 18,753; Leslie A. Van Leeuwen, Reg. No. 42,196; Marilyn S. Dawkins, Reg. No. 31,140; Kelly K. Kordzik, Reg. No. 36,571; Barry S. Newberger, Reg. No. 41,527; and Robert A. Voigt, Jr., Reg. No. P47,159.

Send correspondence to: Kelly K. Kordzik, 100 Congress Avenue, Suite 800, Austin, Texas 78701, and direct all telephone calls to Kelly K. Kordzik at (512) 370-2851.

036574334 - 0900700

FULL NAME OF FIRST OR SOLE INVENTOR: **RANDAL CRAIG SWANBERG**


INVENTOR'S SIGNATURE:  DATE: 9/6/2000

RESIDENCE: **2004 St. Andrews Drive**
Round Rock, Williamson County, Texas 78664

CITIZENSHIP: **U.S.A.**

POST OFFICE ADDRESS: **(Same as Residence)**

FULL NAME OF SECOND INVENTOR: **MICHAEL STEPHEN WILLIAMS**

INVENTOR'S SIGNATURE:  DATE: 9/5/2000

RESIDENCE: **11200 Barrington Way**
Austin, Travis County, Texas 78759-4530
78727-5350

CITIZENSHIP: **U.S.A.**

POST OFFICE ADDRESS: **(Same as Residence)**

:\ODMA\PCDOCS\AUSTIN_1\147413\1
207:7047-P365US